ABSTRACT Phase change memory (PCM) formed by Ge 2 Sb 2 Te 5 (GST) on vertical carbon nanotube (CNT) filled contact plug is demonstrated in this paper. In order to achieve compatibility with the underlying process, the CNTs are synthesized using nickel catalyst at a low temperature. Reasonable contact characteristics between the CNTs and GST are achieved without material compatibility problem. Due to the small contact size of the CNT to the phase change material, a significant reduction in programming power is achieved compared to metal contact at the same via size. The temperature simulation result shows that the CNT filled via helps to reduce the programing area. The fabricated PCM on CNT filled via is able to endure more than 10 4 SET/RESET cycles without observable degradation.
I. INTRODUCTION
Phase change memory (PCM) is a promising resistive nonvolatile memory for its fast writing and reading speed, highly scalable properties and long endurance [1] - [3] . The phase transitions of chalcogenide alloys, most commonly Ge 2 Sb 2 Te 5 (GST), between low-resistance crystalline state (SET) and high-resistance amorphous state (RESET), are used to record data with their different resistivity [4] . This is normally realized by applying an electrical pulse to the material to create local joule heating [5] . Compared with other resistive memory technology such as RRAM and CBRAM, PCM is a more mature technology, but it requires relatively high programming power due to the heating process [6] . Nevertheless, many efforts have been made to reduce the reset power through reducing the bottom electrode contact, increasing the thermal efficiency and introducing nanoscale structure [7] - [9] .
Among the different methods used to reduce the programming power of PCM, using carbon nanotube (CNT) electrode shows a lot of promises [10] , [11] . The reported applications of CNT as an electrode for PCM cell, however, are mostly based on horizontal structures that are not CMOS compatible and not suitable for manufacturing [9] , [10] . It is more desirable to have the resistive memory integrated with the interconnect and BEOL CMOS technology. In particular, CNT enhanced interconnect is popular research subject [12] , [13] and significantly progress has been achieved in the formation of vias filled with vertical synthesized CNTs [14] , [15] . Therefore, it is desirable to study the process to integrate PCM on CNT filled via and evaluate the performance of the fabricated memory.
II. INTEGRATION OF PCM WITH CNT FILLED VIA
The structures of PCM memory with metal filled bottom via and CNT filled via are shown in Fig. 1(a) . In conventional metal filled bottom via, the phase change region is a hemisphere covering the bottom electrode. In a PCM structure with bottom via filled with CNT, there are multiple CNT contacts to the phase change material and many small hemispheres will be formed. The total phase change volume in a CNT filled via is expected to be smaller than the conventional structure leading to smaller energy required for the program and erase. From a practical consideration, the integration has to be CMOS compatible for both the CNT synthesis process and PCM formation. With this requirement, only CMOS compatible catalyst (such as nickel) can be used to grow the CNT and the synthesis has to be done at low temperature. This can be achieved using the process described in [14] and the key steps are illustrated in Fig. 1 (b)-(d) .
In order to mimic the condition of having a PCM cell connected to an active device, a layer of titanium silicide (TiSi 2 ) on silicon was used as the bottom electrode [16] . A 300 nm low-temperature oxide (LTO) layer was deposited on the top of TiSi 2 followed by via opening. To achieve uniform CNT synthesis, a composed catalyst of Ni/Al/Ni was used to grow the CNT. The thickness of the films was 8Å/4Å/8Å respectively which were directly evaporated over the entire sample by E-beam evaporation. The CNTs were grown in a plasma enhanced chemical vapor deposition (PECVD) chamber. As described in [14] , vertically aligned CNTs were selectively grown inside the via as shown in Fig. 1 (c) . Al 2 O 3 was deposited by atomic layer deposition (ALD) to fill the gap between CNTs inside the via for mechanical support. The sample was polished to expose the top of the CNT. It was followed by depositing a layer of GST material by RF sputtering system and patterning by lift-off. The GST film was annealed at 300 • C for 2 min in nitrogen to crystallize the GST film from the as-deposited amorphous state. A 100 nm TiW layer was deposited to serve as the top electrode as shown in Fig. 1 (d) . Fig. 2 . shows the SEM image of the cross-section of a PCM cell with CNT filled via as the bottom electrode. PCM cell with the same structure except that the bottom electrode was formed by TiW was included for comparison. 
III. PCM CELL CHARACTERISTICS
The fabricated devices are characterized at room temperature in air. Before performing the measurement, a fully RESET process is performed as an annealing step to improve the contact quality between the electrodes and the GST material. The DC switching characteristics of a PCM cell with both CNT bottom electrode and metal electrode are shown in Fig. 3 . With CNT bottom electrode, the switching threshold voltage from RESET state to SET state is reduced from 1.3 V to 0.68 V compared to the metal electrode. As the two types of PCM cells have the same structure, the reduction of switching threshold can be explained by the smaller action regions formed in the PCM cell with CNT electrode as shown in Fig. 1(a) . The contact resistance between the via plug and the PCM material is another important factor, because it influences the joule heating efficiency and PCM cell read margin. From Fig. 3 , the overall resistance of the PCM cell with CNT via at the crystallized state is found to be higher. The measured SET and RESET resistance of the PCM cells are given in Table 1 . As the contact resistance between the CNT and the TiSi 2 bottom electrode has been shown to be relatively low [14] , the increase in resistance is attributed to the CNT to GST contact. With the same current passing through the cell, more electric potential will drop at the high resistance region, which will help to concentrate the joule heating near the top the CNT. While it may reduce the read margin, it may further assist the reduction of programming power. Even though the read margin is reduced, a reasonable RESET/SET resistance ratio is still achieved as shown in Table 1 .
On the other hand, the increase in contact resistance between the CNT and GST material results in more heating at the GST to CNT contact at the same programming current. It reduces the required programming current to reset the cell. To test the reset current of the devices, the measurement setup is similar to that in [9] . The reset current density for the metal electrode PCM is 24.3 mA/µm 2 . With the same via hole area, the RESET current density for CNT electrode PCM is reduced to 0.69 mA/µm 2 .
To further demonstrate that the CNT helps to confine the heat around the bottom contact and increase the joule heating efficiency, the temperature profile at the GST material to reach the RESET condition is simulated with COMSOL after taking into account the geometry, contact resistance and thermal conductivity of the material as shown in Fig. 4 . The difference in thermal conductivity between CNT and metal has also been included in the simulation, but the impact is found to be minimal due to the small contact area. The contact resistance difference is achieved by adding a series resistor with different conductivity between the bottom electrode and GST interface. The spacing of the CNT is calibrated by the density of CNT obtained by counting the CNTs from the SEM image. For easy observation, when the temperature is above the RESET temperature of 900 K, it shows the same color in the two pictures. The area under the white line is the volume that achieves 900 K, which is supposed to be the programming area. The simulation results show that programming area of the CNT electrode PCM cell is much smaller than the PCM cell with metal electrode. And the active region in PCM cell with CNT filled via is the sum of many mushrooms on each CNT to GST contact. It agrees with the assumption proposed in Fig. 1 (a) .The simulation results show that the PCM cell with metal plug via requires a programming current of 21 mA/µm 2 while the PCM cell with CNT filled via only require a programming current of 0.78 mA/µm 2 to achieve a RESET temperature of 900 K. It agrees with the measurement result and provides a preliminary verification on the advantages of breaking up a large contact into many smaller ones. To study the SET/RESET behavior of the cell, voltage pulses with different amplitudes were applied to the top electrode of the cell by a programmable pulse generator. The applied voltage pulse width was fixed at 500 ns, with rising and falling time of 7 ns. This programming speed is comparable to other reported in [17] . The resulting resistance PCM after each pulse is recorded and shown in Fig. 5 together with that of the control PCM with bottom metal electrode. By using CNT bottom electrode, the transition from the low resistance state to the high resistance state takes place at a much lower voltage which leads to a lower power for RESET.
The PCM scalability is also studied after measuring different sizes of vias with both of the contacts. The required RESET voltage as a function of via size is shown in Fig. 6 . For PCM cells with metal electrodes, the RESET voltage increases with the via diameter, which agrees with the scaling properties of the mushroom structure PCM [18] . On the contrary, RESET voltage for PCM cell with CNT electrode remains more or less constant when the voltage is changed. It further confirms that the size of the active region is mainly controlled by the CNT diameter and density instead of the via size. As the diameter and CNT density can be well controlled by the catalyst preparation process [14] , RESET voltage remains unchanged over a wide range of contact size.
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VOLUME 5, NO. 5, SEPTEMBER 2017 Meanwhile, scaling the via size can reduce the RESET current as shown in the Fig. 6 . The reset current is the sum of currents to reset all the small hemisphere, which is proportional to the number of the CNT contact with the GST material. Therefore, the RESET current density remains unchanged. And decreasing the via size can help to reduce the reset current at the same reset voltage and lower down the power consumption of the CNT electrode PCM.
The endurance of the PCM cell is another important memory property which has also been examined. A series of pulses were used to cycle the PCM cell through the SET and RESET states. The resulting SET and RESET resistance for both PCM cells with CNT and metal bottom electrodes are shown in Fig. 7 . It shows that PCM cell with CNT electrode can endure more than 10 thousand cycles which is comparable to that of metal PCM cell with metal electrode. As a proof of concept, the achieved endurance is reasonable and the use of CNT electrode does not display any significant difference in the number of successful SET/RESET cycles as compared with conventional metal electrodes. To further increase the endurance of the cell [18] , [19] , more careful process optimization is required.
IV. SUMMARY
In this paper, we propose a structure that uses vertical CNTs as the heater of the GST material. The fabricated devices can be programed between SET and RESET state with resistance difference of about 180 times. The CNT electrode PCM achieved relatively lower switching voltage and RESET current compared with traditional metal electrode PCM cells. Further analysis of the independent of RESET voltage on via diameter confirms that the use of CNT bottom electrode leads to smaller and distributed active regions. Scaling down the via size can reduce the RESET current and the power consumption because the active region is the sum of the small mushroom on each CNT to GST contact. And reasonable endurance is also demonstrated for over 10 4 SET/RESET cycles. 
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